Follows a source-synchronous, clock-forwarded design consisting of one clock lane and up to four data lanes . Core Advancements in v2.0
